## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Atty. Docket No.:

1701.00198

Ryu OGIWARA et al.

February 26, 2003

Serial No.:

Continuation of 10/372,886, filed

Group Art Unit:

Unknown

Filed:

Herewith

Examiner:

Unknown

For:

FERROELECTRIC MEMORY AND SEMICONDUCTOR MEMORY

**INFORMATION DISCLOSURE STATEMENT** 

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with Applicants' duty of disclosure, the following information is submitted for consideration by the United States Patent and Trademark Office in connection with the above-captioned application. The information is identified on the attached PTO-1449 form.

This application relies, under 35 U.S.C. § 120, on the earliest filing date of prior U.S. patent application serial nos. 10/372,886, filed February 26, 2003; 10/228,067, filed August 27, 2002; and 09/585,081, filed June 1, 2000. The documents identified on the attached PTO 1449 form were submitted to and/or cited by the Office in a prior application and, therefore, copies are not required to be provided in this application. (See 37 C.F.R. § 1.98(d)).

Applicants do not waive any right to take appropriate action to establish patentability over the listed documents should they be applied as references against the claims of the present application.

It is respectfully requested that the Examiner fully consider each of the documents, initial the enclosed Form PTO-1449 in the appropriate place to indicate that the document has been

considered, and return a copy of the initialed form to the undersigned in accordance with MPEP Section 609.

Applicants believe that no fee is necessary pursuant to 37 C.F.R. § 1.97(b). However, if a fee is due, the Office is authorized to charge Deposit Account No. 19-0733.

Respectfully submitted,

BANNER & WITCOFF, LTD.

Dated: December 24, 2003

By:

Gary D. Fedorochko

Registration No. 35,509

1001 G Street, N.W. Washington, D.C. 20001-4597 (202) 508-9100

GDF:lab

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
or respond to a collection of information unless it contains a valid OMB control number. Linder the Panerwork Reduction Act of 1995, no nersons are re

Substitute for form 1449A/PTO				Complete if Known			
				Application Number	TBA		
INFO	RMATION	DIS	CLOSURE	Filing Date	Herewith		
STA	TEMENT B	Y A	PPLICANT	First Named Inventor	Ryu OGIWARA et al.		
				Group Art Unit	Unknown		
	(use as many she	eets as	necessary)	Examiner Name	Unknown		
Sheet	1	of	1	Attorney Docket Number	001701.00198		

U.S. PATENT DOCUMENTS								
Examiner Initials *	Cite No. <sup>1</sup>	U.S. Patent D	ocument	Name of Patentee or Applicant	Date of Publication of	Pages, Columns, Lines, Where		
		Number Kind Code <sup>2</sup> (if known)		of Cited Document	Cited Document MM-DD-YYYY	Relevant Passages or Relevan Figures Appear		
		5,903,492	B1	Takashima	05/1999			
		6,094,370	B1	Takashima	07/2000			
		6,300,654	B1	Corvasce et al.	10/2001			
		6,483,737	B2	Takeuchi et al.	11/2002			

FOREIGN PATENT DOCUMENTS									
Examiner	Cite No. <sup>1</sup>	Foreign Patent Document				Name of Patentee or	Date of Publication of	Pages, Columns, Lines, Where Relevant	
Initials*		Office <sup>3</sup>	Number <sup>4</sup>	Kind Coo know		Applicant of Cited Document	Cited Document MM-DD-YYYY	Passages or Relevant Figures Appear	T <sub>6</sub>
		EP	0 631 28	37	Α	Ramtron Int.	12/1994		Х
		DE	197 24 4	49	Α	Toshiba	12/1997		Abst
		JP	10-25548	33		Toshiba	09/1998		Abst
		JP	11-17703	36		Toshiba	07/1999		Abst

Examiner Initials *	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τ²
		D. Takashima, et al., "Gain Cell Block Architecture for Gigabit-Scale Chain Ferroelectric RAM," 1999 Symposium on VLSI Circuits	
		D. Takashima et al., "High-Density Chain Ferroelectric Random-Access Memory (CFRAM)," Symposium on VLSI Circuits Digest of Technical Papers, 1997, pp. 83-84	
-		D. Takashima et al., "A Sub-40ns Random-Access Chain FRAM Architecture with a 7ns Cell-Plate-Line Drive," ISSCC Digest of Technical Papers, February 15, 1999, pp. 102-103, and 450	

Examiner Signature	Date Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.